

(Scientific Note)

Allpass Network Using a Current Conveyor

RABINDRANATH NANDI

Department of Electronics and Telecommunication Engineering
Jadavpur University
Calcutta, INDIA

(Received November 17, 1995; Accepted September 25, 1996)

ABSTRACT

A new current mode low sensitivity first order allpass network using a second generation current conveyor CC II is proposed. The CC II nonidealities (ϵ_i, v) alter only the phase component (ϕ_z) of the zero without affecting that of the pole (ϕ_p). This deviation can be precisely corrected by an additional compensating shunt resistor (r_c) for an equidistant pole-zero configuration, thus realising a true allpass function.

Key Words: allpass filter, current conveyor, analog signal processing

The topic of current mode active circuits using CC IIs is receiving considerable attention at present. Several such function circuits have been proposed (Fabre *et al.*, 1990; Chang *et al.*, 1993; Nandi, 1994; Higashimura and Fukui, 1990) which exhibit extremely low sensitivity owing to the relatively accurate port current/voltage characteristics of the CC II with negligible transfer errors ($\epsilon_{i,v} \ll 1$). In addition, current mode circuits are considered to be superior to their voltage mode versions because of several advantages described in the literature (Roberts and Sedra, 1989; Wilson, 1990).

This paper presents the realisation of a first order allpass current transfer function using a CC II and only three passive components. With the nonideal CC II having finite port current and voltage tracking errors ($\epsilon_{i,v} \neq 0$), only the numerator polynomial is slightly altered; i.e., the phase component ϕ_z is changed while ϕ_p remains unaffected. This functional deviation can be readily compensated by inserting an additional compensating shunt resistor (r_c) of appropriate value, which yields $\phi_z = \phi_p$ for the desired allpass function.

Comparison of the proposed scheme with that of Higashimura and Fukui (1990) indicates that four passive components were required in their scheme, among which two resistors had to match at an equal value for realisability with an ideal CC II; however, when the CC II became nonideal, $\phi_{z,p}$ were affected and the realisation (Higashimura and Fukui, 1990) was not amenable to precise single-resistor compensation which is derivable in the circuit proposed here.

Writing the CC II port characteristics as $i_z = -(1 -$

$\epsilon_i)i_x$, $i_y = 0$ and $v_x = (1 - \epsilon_v)v_y$, one obtains the current transfer $F(s) \triangleq I_o/I_i$ (assuming r_c disconnected) as

$$F(s) = \frac{sC - \frac{(1 - \epsilon_i)(1 - \epsilon_v)}{R_1}}{sC + \frac{1}{R_2}}. \quad (1)$$

Considering an ideal CC II ($\epsilon_{i,v} = 0$), one obtains the phase shift of the network $\phi \triangleq \angle F(j\omega)$ as

$$\phi = \phi_z - \phi_p, \quad (2)$$

where $\phi_z = -\arctan(WCR_1)$

and $\phi_p = \arctan(WCR_2)$. (3)

For an allpass function with an equidistant pole-zero configuration ($\phi_z = \phi_p$), we select $R_1 = R_2 = R$, which gives

$$\phi = -2\arctan(WCR). \quad (4)$$

At a given frequency, the network thus introduces a variable phase shift $0 \leq \phi \leq \pi$ with a unity gain current transmission for $0 \leq RC \leq \infty$. Equation (1) suggests that with a nonideal CC II ($\epsilon_{i,v} \neq 0$), only ϕ_z is affected, which may be compensated by connecting r_c as shown in Fig. 1. The compensation design may be derived by using

$$(1 - \epsilon_o) \left(\frac{1}{r_c} + \frac{1}{R} \right) = \frac{1}{R}, \quad (5)$$

which yields

$$r_c = R(1 - \epsilon_o) / \epsilon_o, \quad (6)$$

where $\epsilon_o = \epsilon_i + \epsilon_v$; products of errors are neglected as the error magnitudes are quite low.

The active sensitivity of ϕ_z is estimated at a given frequency ($\omega = \omega_o = 1/RC$ say) by evaluating $s_{\epsilon}^{\phi_z} = [(d\phi_z / \phi_z) / (d\epsilon_o / \epsilon_o)]_{\omega = \omega_o}$, given by

$$s_{\epsilon_o}^{\phi_z} = \frac{2\epsilon_o}{\pi(1 - \epsilon_o)} \ll 1; \quad s_{\epsilon_o}^{\phi_p} = 0$$

Since $\epsilon_o \ll 1$, the phase response of the network can be considered as being practically active-insensitive. Also, the gain of the phase shifter is insensitive

to $\epsilon_{i,v}$.

In Fig. 1 a virtual short¹ had been assumed, which is valid for all practical purposes. The CC II is essentially a current source, and its z-port internal resistance is sufficiently high compared to any load connected across the port. Hence, the load practically takes the short circuit signal current delivered by the CC current source, creating a virtual short (Chang *et al.*, 1993) at the z-port.

In conclusion, a novel current mode first order allpass function circuit realisation scheme using a CC II has been proposed in which the effect of the CC II errors on ϕ_z can be precisely compensated, and where the true allpass function can be obtained even with a nonideal device.

References

- Chang, C. M., C. C. Chien, and H. Y. Wang (1993) Universal active current filters using single second generation current conveyor. *Electron. Lett.*, **29**, 1159-1160.
- Fabre, A., F. Martin, and M. Hanafi (1990) Current mode allpass/notch and bandpass filters with reduced sensitivities. *Electron. Lett.*, **26**, 1495-1496.
- Higashimura, M. and Y. Fukui (1990) Realization of current mode allpass networks using a current conveyor. *IEEE Trans. CAS*, **37**, 660-661.
- Nandi, R. (1994) Insensitive current mode realization of third order Butterworth characteristics using current conveyors. *IEEE Trans.*, **CAS-I**(41), 925-927.
- Roberts, G. W. and A. Sedra (1989) All current mode frequency selective circuits. *Electron. Lett.*, **25**, 759-761.
- Wilson, B. (1990) Recent developments in current conveyors and current mode circuits. *Proc. IEE(G)*, **137**, 63-77.




Fig. 1. Current allpass circuit.

利用電流輸送器做全通電路

RABINDRANATH NANDI

Department of Electronics and Telecommunication Engineering

Jadavpur University

Calcutta, INDIA

摘 要

本文提出一個新的電流模式低敏感度一階全通電路，這個電路是利用第二代電流輸送器(CCII)來設計。第二代電流輸送器的非理想係數只改變分子根值的相位，而不影響分母根值的相位，這項偏移值可以外加並聯電阻來修正，如此就可以得到一個全通方程式。